طراحی مدار 3bit mdac برای طبق? اول 12 bit, 200 ms/s pipelined adc در پروس? 0.35um cmos
thesis
- وزارت علوم، تحقیقات و فناوری - دانشگاه تبریز
- author علی اصغر وطن جو
- adviser رضا یدی پور جعفر صبحی
- Number of pages: First 15 pages
- publication year 1388
abstract
3bit از مجموع 12 bit کل adc در طبق? این mdac تولید می شود و برای این منظور از سیستم 2.5bit استفاده شده است که 1bit از 3bit تولید شده صرف error correction می شود و بعد از جمع با بیت طبق? بعد 1bit تولید می کند به همین دلیل مانند 0.5bit عمل می کند. همچنین خطای گین محدود اپ امپ را با استفاده از تغییر نسبت خازن فیدبک به خازن واحد اصلاح می کنیم که در این روش درصدی برای تغییر گین حلقه باز اپ امپ به طوری که موجب خطای غیر مجاز نشود نیز در نظر می گیریم و نیز تغییر نسبت خازن با توجه به دقت مچینگ خازن که قابلیت پشتیبانی برای تولید 10bit را دارد انجام شده است. برای طراحی از تکنولوژی 0.35um digital cmos استفاده شده است.
similar resources
Implementation of a Low-Power 200 MSample/s 12-bit Pipelined ADC Macro Using Deep-Submicron Digital CMOS Technology
In this paper, we present the design, verification, system integration and the physical realization of a fully integrated high-speed analog-digital converter (ADC) macro block with 12-bit accuracy. The entire circuit architecture is built with a modular approach, consisting of identical units organized into an easily expandable pipeline chain. A bit-overlapping technique has been employed for d...
full textA 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
full text14-Bit 1MS/s Cyclic-Pipelined ADC
This paper presents a 14-bit cyclic-pipelined Analog to digital converter (ADC) running at 1 MS/s. The architecture is based on a 1.5-bit per stage structure utilizing digital correction for each stage. The ADC consists of two 1.5-bit stages, one shift register delay line, and digital error correction logic. Inside each 1.5-bit stage, there is one gain-boosting op-amp and two comparators. The A...
full textA CMOS low power , quad channel , 12 bit , 40 MS / s pipelined ADC for applications in particle physics calorimetry
The AD41240 is a 12-bit, four-channel pipelined analog to digital converter fabricated in a rad-tolerant CMOS technology and capable of running at 40 MHz with a power consumption per channel of 150 mW at 2.5V. The converter core uses a 10 stages pipeline with multiple resolution and converts in 5 clock cycles. The component also contains digital logic that allows to effectively extend the dynam...
full textA 10-bit 80-MS/s opamp-sharing pipelined ADC with a switch-embedded dual-input MDAC
Abstract: A 10-bit 80-MS/s opamp-sharing pipelined ADC is implemented in a 0.18m CMOS. An opampsharing MDAC with a switch-embedded dual-input opamp is proposed to eliminate the non-resetting and successive-stage crosstalk problems observed in the conventional opamp-sharing technique. The ADC achieves a peak SNDR of 60.1 dB (ENOB = 9.69 bits) and a peak SFDR of 76 dB, while maintaining more than...
full textA Low-Power 9-bit Pipelined CMOS ADC with Amplifier and Comparator Sharing Technique
This paper describes a pipelined analog-to-digital converter (ADC) employing a power and area efficient architecture. The adjacent stages of a pipeline share operational amplifiers. In order to keep accuracy of the amplifiers in the first stages, they use a partially sharing technique. The feature of the proposed scheme is that it also shares the comparators. The capacitors of the first stages ...
full textMy Resources
document type: thesis
وزارت علوم، تحقیقات و فناوری - دانشگاه تبریز
Hosted on Doprax cloud platform doprax.com
copyright © 2015-2023